1.6 扩展阅读

ARM Ltd.ARM Architecture Reference Manual:ARMv7-A and ARMv7-R Edition[EB/OL].2014.http://infocenter.arm.com/help/topic/com.arm.doc.ddi0406c/.

BAUMANN A.Hardware is the new software[C]//Proceedings of the 16th Workshop on Hot Topics in Operating Systems.[S.l.]:ACM,2017:132-137.

BURKS A W,GOLDSTINE H H,VON NEUMANN J L.Preliminary discussion of the logical design of an electronic computing instrument[J].1946.

CELIO C,PATTERSON D,ASANOVIC K.The Berkeley Out-of-Order Machine (BOOM):an industry-competitive,synthesizable,parameterized RISC-V processor[J].Tech.Rep.UCB/EECS-2015-167,EECS Department,University of California,Berkeley,2015.

GAL-ON S,LEVY M.Exploring CoreMark-a benchmark maxi-mizing simplicity and efficacy[J].The Embedded Microprocessor Benchmark Consortium,2012.

Intel Corporation.Intel 64 and ia-32 architectures software developer's manual,volume 2:Instruction set reference[M].[S.l.:s.n.],2016.

MORSE S P.The Intel 8086 chip and the future of microprocessor design[J].Computer,2017,50(4):8-9.

PATTERSON D A,HENNESSY J L.Computer organization and design risc-v edition second edition:The hardware software interface[M].[S.l.]:Morgan Kaufmann,2021.

RODGERS S,UHLIG R.X86:Approaching 40 and still going strong[J].Intel Newsroom,2017(June 8).

WATERMAN A.Design of the RISC-V instruction set architecture:UCB/EECS-2016-1[D/OL].EECS Department,University of California,Berkeley,2016.http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-1.html.

WATERMAN A,ASANOVIĆ K.The RISC-V instruction set manual volume II:Privileged architecture version 1.10[M/OL].RISC-V Foundation,2017a.https://riscv.org/specifications/privileged-isa/.

WATERMAN A,ASANOVIĆK.The RISC-V instruction set manual,volume I:User-level ISA,version 2.2[M/OL].RISC-V Foundation,2017b.https://riscv.org/specifications/.

[1] 译者注：即惠普公司。

[2] 译者注：RISC-V国际基金会成立于2015年，起初其英文名称为“the RISC-V Foundation”。2019年11月，RISC-V国际基金会宣布将迁往瑞士，以规避美国的相关贸易法规。2020年3月，英文名称变更为“RISC-V International”。